



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,079	09/10/2003	Dale John Shidla	200310484-1	2735

22879 7590 10/23/2006

HEWLETT PACKARD COMPANY  
P O BOX 272400, 3404 E. HARMONY ROAD  
INTELLECTUAL PROPERTY ADMINISTRATION  
FORT COLLINS, CO 80527-2400

EXAMINER

ASSESSOR, BRIAN J

ART UNIT PAPER NUMBER

2114

DATE MAILED: 10/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/659,079	<b>Applicant(s)</b> SHIDLA ET AL.	
	<b>Examiner</b> Brian J. Assessor	<b>Art Unit</b> 2114	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.138(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 01 August 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 September 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

Claims 6 and 18 are canceled.

Claims 1, 12, 15, 19, and 20 have been amended and are addressed below.

#### ***Claim Objections***

Claims 7-9 are objected to because of the following informalities:

Claims 7-9 are dependent on claim 6, which has been canceled. Appropriate correction is required.

#### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-5, 7-19, and 20 are rejected under 35 U.S.C. 102(e) as being anticipated by Quach (6,640,313) in view of Fruehling (6,625,688).

As per claim 1, Quach teaches:

A method of providing opportunistic functional testing within a central processing unit (CPU), the method comprising:

executing pre-scheduled redundant and non-redundant operations on multiple functional units of a same type in the CPU; (Quach column 6, lines 1-2)

Art Unit: 2114

automatically comparing outputs from the multiple functional units; and checking results of the comparison only for the pre-scheduled redundant operations. (Quach column 6, lines 5-7)

Quach fails to explicitly disclose a method wherein the redundant operations are opportunistically scheduled by a compiler to take advantage of an otherwise idle functional unit during a cycle.

In column 11, lines 32-34; Fruehling clearly teaches a method for taking advantage of idle CPU cycles. The parallel signature analyzer (PAS) uses the idle cycles to compare CPU signals and to monitor the health of the CPU.

It would have been obvious to a person of ordinary skill in the art at the time of invention to include the opportunistic behavior as taught by Fruehling to take advantage of idle and unused processing cycles. This would have been obvious because Fruehling clearly teaches that the above method is a more time effective and a better method for testing a CPU, with hurting processing throughput. (Fruehling column 5, lines 30-40)

As per claim 2, Quach teaches:

The method of claim 1, wherein automatically comparing the outputs from the multiple functional units is performed by comparator circuitry within the CPU that is coupled to receive the outputs. (Quach column 6, lines 1-2)

As per claim 3, Quach teaches:

Art Unit: 2114

The method of claim 2, further comprising: setting a comparison flag based on output of the comparator circuitry. (Quach column 7, line 66 – column 6, line 2)

As per claim 4, Quach teaches:

The method of claim 3, wherein checking results of the comparison is performed by examining the comparison flag. (Quach column 7, line 66 – column 6, line 2)

As per claim 5, Quach teaches:

The method of claim 4, further comprising: if examination of the comparison flag indicates an error, then halting the execution and providing a notification of the error. (Quach column 7, line 66 – column 6, line 8; when there is an error signal when the comparator does not match.)

As per claim 7:

The method of claim 6, wherein the compiler is configured with various levels of aggressiveness with respect to scheduling of the redundant operations. (Fruehling column 11, lines 47-48)

As per claim 8:

The method of claim 7, wherein the levels of aggressiveness include levels more aggressive than just taking advantage of otherwise idle functional units. (Fruehling column 12, lines 60-65; the system can be configured to force the CPU to go idle.)

As per claim 9:

The method of claim 8, wherein a high level of aggressiveness forces all operations on a functional unit to be performed redundantly on another functional unit of the same type. (Fruehling column 12, lines 60-65; the system can be configured to force the CPU to go idle.)

As per claim 10, Quach teaches:

The method of claim 1, wherein the functional units comprise floating point units. (Quach figure 1, element 158)

As per claim 11, Quach teaches:

The method of claim 1, wherein the functional units comprise arithmetic logic units. (Quach figure 1, element 154)

As per claim 12, Quach teaches:

A microprocessor with built-in functional testing capability which is controllable per execution cycle, the microprocessor comprising:

multiple functional units of a same type; (Quach column 6, lines 1-2)

registers that receive outputs from the multiple functional units; (inherent; in all processing systems each functional unit has a register to store the result of the computation.)

comparator circuitry that also receives the outputs from the multiple functional units and compares the outputs to provide functional testing. (Quach column 6, lines 5-7) during pre-scheduled redundant operations but not during pre-scheduled on-redundant operations.

Quach fails to explicitly disclose a method wherein the redundant operations are opportunistically scheduled by a compiler to take advantage of an otherwise idle functional unit during a cycle.

In column 11, lines 32-34; Fruehling clearly teaches a method for taking advantage of idle CPU cycles. The parallel signature analyzer (PAS) uses the idle cycles to compare CPU signals and to monitor the health of the CPU.

It would have been obvious to a person of ordinary skill in the art at the time of invention to include the opportunistic behavior as taught by Fruehling to take advantage of idle and unused processing cycles. This would have been obvious because Fruehling clearly teaches that the above method is a more time effective and a better method for testing a CPU, with hurting processing throughput. (Fruehling column 5, lines 30-40)

As per claim 13, Quach teaches:

The microprocessor of claim 12, wherein the multiple functional units comprise floating point units. (Quach figure 1, element 158)

As per claim 14, Quach teaches:

Art Unit: 2114

The microprocessor of claim 12, wherein the multiple functional units comprise arithmetic logic units. (Quach figure 1, element 154)

As per claim 15:

Quach fails to explicitly disclose a method wherein the microprocessor executes a program which is compiled by a compiler that opportunistically schedules said redundant operations to take advantage of an otherwise idle functional unit during a cycle.

In column 11, lines 32-34; Fruehling clearly teaches a method for taking advantage of idle CPU cycles. The parallel signature analyzer (PAS) uses the idle cycles to compare CPU signals and to monitor the health of the CPU.

It would have been obvious to a person of ordinary skill in the art at the time of invention to include the opportunistic behavior as taught by Fruehling to take advantage of idle and unused processing cycles. This would have been obvious because Fruehling clearly teaches that the above method is a more time effective and a better method for testing a CPU, with hurting processing throughput. (Fruehling column 5, lines 30-40)

As per claim 16, Quach teaches:

The microprocessor of claim 12, further comprising: at least one flag coupled to receive results from the comparator circuitry. (Quach column 7, line 66 – column 6, line 2)



As per claim 17, Quach teaches:

The microprocessor of claim 16, wherein the flag is ignored if different operations are performed on the multiple functional units and is checked if a same redundant operation is performed on the multiple functional units. (Quach column 7, line 66 – column 6, line 8; when there is no error signal when the comparator matches.)

As per claim 19, Quach teaches:

A computer-readable program product stored on a computer-readable medium for execution on a target microprocessor with multiple functional units of a same type, the program product comprising executable code that includes a redundant operation scheduled on two functional units to take advantage of one of the functional units that would otherwise be idle during a cycle, wherein the program product is configured to execute on a microprocessor having comparator circuitry to automatically compare outputs of the two functional units. (Quach column 6, lines 1-7)

Quach fails to explicitly disclose a method to take advantage of one of the functional units that would otherwise be idle during a cycle.

In column 11, lines 32-34; Fruehling clearly teaches a method for taking advantage of idle CPU cycles. The parallel signature analyzer (PAS) uses the idle cycles to compare CPU signals and to monitor the health of the CPU.

It would have been obvious to a person of ordinary skill in the art at the time of invention to include the opportunistic behavior as taught by Fruehling to take

Art Unit: 2114

advantage of idle and unused processing cycles. This would have been obvious because Fruehling clearly teaches that the above method is a more time effective and a better method for testing a CPU, with hurting processing throughput. (Fruehling column 5, lines 30-40)

As per claim 20, Quach teaches:

A apparatus for providing opportunistic functional testing within a CPU, the apparatus comprising:

means for executing pre-scheduled redundant and non-redundant operations on multiple functional units of a same type in the CPU; (Quach column 6, lines 1-2)

means for automatically comparing outputs from the multiple functional units; (Quach column 6, lines 5-7)

means for checking results of the comparison only for the pre-scheduled redundant operations but not for the pre-scheduled non-redundant operations. (Quach column 6, lines 5-7)

wherein the redundant operations are opportunistically scheduled by a compiler to take advantage of an otherwise idle functional unit during a cycle.

Quach fails to explicitly disclose a method wherein the redundant operations are opportunistically scheduled by a compiler to take advantage of an otherwise idle functional unit during a cycle.

In column 11, lines 32-34; Fruehling clearly teaches a method for taking advantage of idle CPU cycles. The parallel signature analyzer (PAS) uses the idle cycles to compare CPU signals and to monitor the health of the CPU.

It would have been obvious to a person of ordinary skill in the art at the time of invention to include the opportunistic behavior as taught by Fruehling to take advantage of idle and unused processing cycles. This would have been obvious because Fruehling clearly teaches that the above method is a more time effective and a better method for testing a CPU, with hurting processing throughput. (Fruehling column 5, lines 30-40)

### ***Response to Arguments***

Applicant's arguments filed 8/1/2006 have been fully considered but they are not persuasive.

#### ***Applicant's Arguments:***

Applicant argues that the bus cycle of Fruehling pertains to a bus outside the CPU and that is substantially different from a processor cycle within the CPU.

#### ***Examiner's Arguments:***

Examiner directs applicant to Fruehling column 12, lines 60-65, where it clearly teaches the detection and use of idle CPU cycles. Therefore, examiner respectfully disagrees with applicant and maintains the rejection.

***Applicant's Arguments:***

Applicant argues that the combination of Quach and Fruehling would change the principle of the operation of both from a per mode operation to a different mechanism of a per instruction operation.

***Examiner's Response:***

Examiner directs applicant to Quach column 3, lines 49-53 "When the processor detects an instruction having a memory address that is designated UC, it switches to HR mode", where it is clearly taught by Quach, modes are indeed a per instruction mechanism. The combination of Quach and Fruehling would not change the mechanism of either invention. Therefore, examiner respectfully disagrees with applicant and maintains the rejection.

***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian J. Assessor whose telephone number is (571) 272-0825. The examiner can normally be reached on M-F 8:30-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman can be reached on (571)272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

BA

  
SCOTT BADERMAN  
SUPERVISORY PATENT EXAMINER